|
|
|
Categories
|
|
Information
|
|
Featured Product
|
|
|
 |
|
|
There are currently no product reviews.
 ;
Very quick and easy website to use and fast download of manual, quality of manual is excellent and will be pleased to use this service again in the future, thanks so much!
 ;
Easy and secure way to get a complete service manual of a vintage hifi component. Only some parts of the print copy are dificult to read. Nice price!
;
The manual is an excellent reproduction with complete schematics, made troubleshooting and repair a simple process.
;
Up to now you are the BEST! Prompt-efficient and so reasonable ! I have been after SONY service manual for quite some time !Thank you very much ! I can recomend your service to
all my collegagues ! V.Bergfield .
;
This is a very good quality print (scan) of the original SONY service manual. The original from Sony is on very thin paper. Nevertheless it is very clear and sharp and excellent readable. I'm very satisfied to have now this rare document. I've looking for it many years (infrequent). It contains very detailed circuit diagrams, exploded views, part lists, PCB view with good readable connection lines. Very recommended.
BCT-1540
�Pin Function (1/3)
POWER NAME GND VDD VREF ISET PIN 1 16 31 28 TYPE I I O I DESCRIPTION System ground Power supply input, 5 V ±10% (73K324BL). Bypass with 0.1 and 22 µF capacitors to GND. An internally generated reference voltage. Bypass with 0.1 µF capacitor to ground. Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 M� resistor. ISET should be bypassed to GND with a 0.1 µF capacitor.
PARALLEL MICROPROCESSOR CONTROL INTERFACE MODE ALE AD0-AD7 13 5-12 I I/O ADDRESS LATCH ENABLE: The falling edge of ALE latches the address on AD0-AD2 and the chip select on &6 . ADDRESS/DATA BUS: These bi-directional tri-state multiplexed lines carry information to and from the internal registers. CHIP SELECT: A low on this pin during the falling edge of ALE allows a read cycle or a write cycle to occur. AD0-AD7 will not be driven and no registers will be written if CS (latched) is not active. The state of CS is latched on the falling edge of ALE. OUTPUT CLOCK: This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 times the data rate for use as a baud rate clock in DPSK modes only. The pin defaults to the crystal frequency on reset. INTERRUPT: This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the Detect Register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset. READ: A low requests a read of the 73K324BL internal registers. Data can not be output unless both RD and the latched CS are active or low. RESET: An active high signal on this pin will put the chip into an inactive state. All Control Register bits (CR0, CR1, tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull-down resistor permits power-on-reset using a capacitor to VDD.
CS
23
I
CLK
2
O
INT
20
O
RD
15
I
RESET
30
I
53
|
|
|
> |
|
