AIWA CSDES365
Service Manual

IC, LA9241 M
I

Pin No. 1

Pin Name FIN2

I/o I

Description Pinto which external pickup photo diode is connected. RFsignal iscreated by adding with the FIN 1 pin signal, FE signal is created by subtracting from the FIN 1 pin signal.

Pin No. 36 37

Pin Name TES HFL SLOF

I/o o

Description Pin from which TES signal is output to DSP.

I

o I

I

�High Frequency Level� is used to judge whether the main beam position is on top of bit or on top of mirror.

I

2 3

I

FIN1 E

I

I I

I Pin to which external pickup photo diode is connected,
Pin to which external pickup photo diode is connected. TE signal is created by subtracting from the F pin signal.

I
38

Sled servo off control input pin.

I
I I

39,40 41 42 43

I

Cv�,Cv+
RFSM RFSSLC

II
IO 1 o

I CLV error signal input pin from DSP.
I RF output pin, RF gain setting and EFM signal 3T compensation constant setting pin together with RFSM pin. �Slice Level Control� is the output pin which controls the RF signal data slice level by

I I

4 5 6 7 8

I I

F TB TETE TESI

I I

I I

I Pin to which external pickup photo diode is connected, I DC component of the TE signal is input.

I

I

I
I
I

I
I

I
I

I

I
I

I
I

11
Io
1

I Pin to which external resistor setting the TE signal gain is connected between the TE pin. I
I TE signal output pin.
TES �Track Error Sense� comparator input pin. TE signal is passed through a bandpass filter then input.

I

44 45 46 47 48 49

I

SLI DGND FSC TBC NC DEF

I �

Input pin which control the data slice level by the DSP. Digital system GND. Output pin to which external focus search smoothing capacitor is connected. �Tracking Balance Control� EF balance variable range setting pin. No connection.

I I I

9 10 11 12

I I I

SCI TH TA TD-

I I

I I

I Shock detection signal input pin.
I Tracking gain time constant setting pin.

I I

I

I

o
I

Io
I

I TA amplifier output pin,
Pin to which external tracking phase compensation constants are connected between the TD and VR pins.

I

0
I
I I I I 1

Disc defect detector output pin.

I
I

13 14 15 16 17

I
I
I

TD JP TO FD FD-

II
I
I I O o 1

I Tracking phase compensation setting pin.
I Tracking jump signal (kick pulse) amplitude setting pin.
I Tracking control signal output pin. Focusing control signal output pin. Pin to which external focusing phase compensation constants are connected between

I

50 51 52 53 54 55 56 57

I
I

CLK CL DAT CE DRF FSS VCC2 REFI

I Reference clock input pin, 4,23 MHz of the DSP is input.
I Microprocessor command clock input pin. Microprocessor command data input pin. Microprocessor command chip enable input pin. �Detect RF� RF level detector output. �Focus Search Select� focus search mode (~ searcld+ search) select pin. Servo system and digital system Vcc pin. Pin to which external bypass capacitor for reference voltage is connected.

I

I

I

I

I

0
I �

I

I

I

I the FD and FA pins,

I
18 19 20 21 22

I
FA FAFE FEAGND

I
I 1

I

Pin to which external focusing phase compensation constants are connected between the FD� and FA� pins. Pin to which external focusing phase compensation constants are connected between the FA and FE pins.

I

58 59 60 61 62 63 64

I

VR LF2 PH1 BH1 LDD LDS

Io
I I I I

I Reference voltage output pin.
I Disc defect detector time constant setting pin. Pin to which external capacitor for RF signal peak holding is connected. Pin to which external capacitor for RF signal bottom holding is connected. APC circuit output pin. APC circuit input pin. RF system Vcc pin.

I

I
I I

o
1 �

FE signal output pin. Pin to which external FE signal gain setting resistor is connected between the FE pin. Analog signal GND. No connection.

I
I

o
I

I
I
I

23 24 25 26 27 28 29 30,31 32,33 34 35

I
I
I

NC SP SPG sPSPD SLEQ SLD SL-, SL+ JP-, JP+ TGL TOFF

I �I
Io
I I 1

I Single ended output of the CV+ and CV� pin input signal.
I Pin to which external spindle gain setting resistor in 12 cm mode is connected.

Vcc 1

I
I

I
I
I I

I
I
I

I Pin to which external spindle phase compensation constants are connected together
I with SPD pin.

I I I
I

Io
I

I Spindle control signal output pin. I Pin to which external sled phase compensation constants are connected.

I
I

I
I

o
I I I I

I
I

Sled control signal output pin. Sled advance signal input pin from microprocessor. Tracking jump signal input pin from DSP. Tracking gain control signal input from DSP, Low gain when TGL = H. Tracking off control signal input pin from DSP. Off when TOFF = H.

31

32