|
|
|
Categories
|
|
Information
|
|
Featured Product
|
|
|
 |
|
|
There are currently no product reviews.
 ;
It is wonderful done!!! a great job in scanning the manual. Superior quality in all the electric scheme. Very understandable and net!!! Thank you!
 ;
muy buen manual por lo completo de este algunos esquemas estan muy divididos lo que hace algo dificil el seguimiento.
;
very good manual, with detail and clarity in esquematic diagrams and waveforms .
;
Very quality copy of original service manual, which contains the circuit diagrams, PCB and lists of components, well as recommendation for calibration procedures of device, also everything else, that need for repair, tuning and use this oscilloscope.
All presented copies have high-resolution, so you can view all in detail.
This manual will very useful for simple owners and for repairers.
I recommend these manual, because myself is owner of Philips PM3216 and I need sometimes servicing these oscilloscope (principally calibrating).
Also, these document is an example of excellent design of technical documentation.
;
Excellent printing quality.
A complete and very usefull service manual with all details.
GREAT SERVICE AT VERY LOW PRICE!
A+++++++++++++++++++++++++
CIRCUIT OPERATIONAL DESCRIPTION
4) SDRAM : HY57V660ET-7 (DV-000S/DV-00S/DV-200S/DV-300S/DV-400S/DV-70S) This sends and receives data with MPEG decoder and performs the video signal processing. Every video signal output from DVD player is once stored in SDRAM and then encoded in MPEG decoder and finally output into the analog signal. SDRAM applied to DVD module has the capacity of 6MBit(048576 x 6bit x Bank), sends and receives data with MPEG decoder by 6 bit. Description THE Hynix HY57V660E is a 6,777,26 bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic appli-cations which require large memory density and high bandwidth. HY57V660E is organized as 2banks of 524,288x6. HY57V660E is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronizedwith the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and outputvoltage levels are compatible with LVTTL. Programmable options include the length of pipeline (Read latency of ,2 or 3), the number of consecutive read or write cycles initi-ated by a single control command (Burst length of ,2,4,8 or full page), and the burst count sequence(sequential or interleave). Aburst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by anew burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)
3
Sm(DAEWOO_1389C)060109.indd
13
2006-1-13
15:42:03
|
|
|
> |
|
