|
|
|
Categories
|
|
Information
|
|
Featured Product
|
|
|
 |
|
|
There are currently no product reviews.
 ;
Very good quality original datasheet!I like this amazing website!!!!!!
 ;
Excellent just what I needed to replace the electrolytic caps and make this old gem a beauty again. Was as scan of the original photocopied service manual.
;
It was helpful to get schematic with waveforms in important points and lot of service information. Manual is good quality, fast delivered. Of course it is hardcopy of paper one with all its disadvantages.
;
I want to give you a real heads-up for your desire to enable such people as I to acquire the information I need to maintain the older types of equipment such as this Akai HXA351W. You do a swell job with all the processes you have to perform so I can have a legible, thus usable
document which does not send me crazy trying to figure out the blurry text of a bad copy.
Very well done, Thomas.
;
This manual is very well presented and after printing out looks about as close to an original as I think you can get. The quality is second to none.
The content of the manual is comprehensive and I think it would be well suited to an audio repair professional which I'm not but I did find it very informative and helpful.
The cost of the manual is more than covered by the money I'll save when I change the keep memory battery now I have the relavant info.
Very pleased with my purchase and can recommend it wholeheartedly as I can other manuals I've downloaded from this site.
Regards
Limey Alex
CIRCUIT OPERATIONAL DESCRIPTION
4) SDRAM : HY57V660ET-7 (DV-000S/DV-00S/DV-200S/DV-300S/DV-400S/DV-70S) This sends and receives data with MPEG decoder and performs the video signal processing. Every video signal output from DVD player is once stored in SDRAM and then encoded in MPEG decoder and finally output into the analog signal. SDRAM applied to DVD module has the capacity of 6MBit(048576 x 6bit x Bank), sends and receives data with MPEG decoder by 6 bit. Description THE Hynix HY57V660E is a 6,777,26 bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic appli-cations which require large memory density and high bandwidth. HY57V660E is organized as 2banks of 524,288x6. HY57V660E is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronizedwith the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and outputvoltage levels are compatible with LVTTL. Programmable options include the length of pipeline (Read latency of ,2 or 3), the number of consecutive read or write cycles initi-ated by a single control command (Burst length of ,2,4,8 or full page), and the burst count sequence(sequential or interleave). Aburst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by anew burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)
3
Sm(DAEWOO_1389C)060109.indd
13
2006-1-13
15:42:03
|
|
|
> |
|
