|
|
|
Categories
|
|
Information
|
|
Featured Product
|
|
|
 |
|
|
There are currently no product reviews.
 ;
I do not have very much to say.
The price is quite covenient, delivery was better as promised (about 12 ours, against the specified 24 hours if I remember well), and the quality of the PDF is more than acceptable.
The Service Manual of Sansui R30 itself is also satisfactory: good graphic for schematics and layouts, simple and well structured.
Giovanni Bianchi
;
Happy to find finally a schematic for this amplifier. The schematic is of good quality, the pcb layout is useless: all is black. Never the less, it is very easy to find the components on the board using the schematics.
;
Hard to find manual was ready the next day. Scans were very legible (including schematics). All the essential parts of the service manual were present (adjustment procedure, schematics, and parts list). It would have been nice if the rest of the manual was included (disassembly procedure, theory of operation, etc.).
 ;
The Service Manual for the Kenwood KR-V55R provided by owner-manuals.com was as described/advertised. The contents provided the necessary information to effect a diagnosis of the unit. The schematics above all else was instrumental in tracing the the signal flow from component to component.
;
This manual was the factory original. Excellent value and contained all the details I needed. Easy dowwnload provided the information when I needed it.
8)
Gate array
GND
When VDD is applied from power supply IC SC371015FU to gate array µPD65005GC-556Open (Pin 26) (Pin 25) MON
3B6, gate array will send "L" signal to active the main switch signal from terminal SWO. Also, gate array will send "H" signal to release the INT0 terminal of CPU from LSO terminal. The terminal CSB is for the chip select of gate array. This signal is sent from CPU terminal CS2. And when the VDD is applied to CPU, CPU will send "H" signal to CSB terminal.
"L"
TO MAIN SWITCH (Pin 40) SWO
LSI GATE ARRAY
µPD65005GC-566-3B6
"H" TO CPU INT0 terminal (Pin 70) (Pin 27) LSO (Pin 7) (Pin 33)
(Pin 34)
VDD
GND
CSB (Pin 24) "H" FROM CPU CS2 terminal (Pin 28)
9)
Main switch and power on switch
VDD
MAIN SWITCH (Pin36) SW "L" OFF ON (Pin40) "L"
GATE ARRAY
SWO
CPU
HD62076C02
µPD65005GC-566-3B6
KAC (Pin54) "L"
KIO (Pin53) "H"
POWER ON SWITCH
When the main switch is set to on position, SW terminal of CPU becomes "L", then CPU will send "L" signal to KAC terminal to enable the system power on. The KI0 terminal is "H" when VDD is applied to CPU. Therefore, when pressing the power on switch, CPU will generate a clock pulse (2 MHz) for start up the system.
� 19 �
 $4.99 SF8500 CASIO
Owner's Manual Complete owner's manual in digital format. The manual will be available for download as PDF file aft…
|
|
|
> |
|
